


CS 261

Fall 2019

Mike Lam, Professor



CPU architecture


Topics

- CPU stages and design
- Pipelining
- Y86 semantics

CPU overview


- A CPU consists of
 - Combinational circuits for computation
 - Sequential circuits for (cached) memory
 - Wires/buses for connectivity and intermediate results
 - A clocked register PC for synchronization

Example




Cycle 1:	0x000: irmovq \$0x100,%rbx # %rbx <-- 0x100
Cycle 2:	0x00a: irmovq \$0x200,%rdx # %rdx <-- 0x200
Cycle 3:	0x014: addq %rdx,%rbx # %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016: je dest # Not taken
Cycle 5:	0x01f: rmmovq %rbx,0(%rdx) # M[0x200] <-- 0x300


① Beginning of cycle 3



② End of cycle 3




Example




Cycle 1:	0x000: <code>irmovq \$0x100,%rbx</code> # %rbx <-- 0x100
Cycle 2:	0x00a: <code>irmovq \$0x200,%rdx</code> # %rdx <-- 0x200
Cycle 3:	0x014: <code>addq %rdx,%rbx</code> # %rbx <-- 0x300 CC <-- 000
Cycle 4:	0x016: <code>je dest</code> # Not taken
Cycle 5:	0x01f: <code>rmmovq %rbx,0(%rdx)</code> # M[0x200] <-- 0x300

③ Beginning of cycle 4




④ End of cycle 4



CPU design

- **SEQ**: sequential Y86 CPU
 - Runs one instruction at a time
 - ysim: simulator
- Components:
 - Clocked register (PC)
 - Hardware units (blue boxes)
 - Combinational/sequential circuits
 - ALU, register file, memory
 - Control logic (grey rectangles)
 - Combinational circuits
 - Details in textbook
 - Wires (white circles)
 - Word (thick lines)
 - Byte (thin lines)
 - Bit (dotted lines)
- Principle: **no reading back**
 - von Neumann stages run simultaneously
 - Effects remain internally consistent




System design


- CPU measurement
 - **Throughput**: instructions executed per second
 - GIPS: billions of (“giga-”) instructions per second
 - 1 GIPS → each instruction takes 1 nanosecond (a billionth of a second)
 - **Latency / delay**: time required per instruction
 - Picosecond: 10^{-12} seconds Nanosecond: 10^{-9} seconds
 - 1,000 ps = 1 nanosecond
 - Relationship: *throughput* = # instructions / latency
 - Example: $1 / 320\text{ps} * (1000\text{ps/ns}) = 0.003125 * 1000 \approx 3.1$ GIPS

System design

- Current CPU design is serial
 - One instruction executes at a time
 - Only way to improve is to run faster!
 - Limited by speed of light / electricity
- One approach: make it smaller
 - Shorter circuit = faster circuit
 - Limited by manufacturing technology





What else could we do?




System design

- Idea: **pipelined** design
 - Multiple instructions execute simultaneously (“**instruction-level parallelism**”)
 - Similar to cafeteria line or car wash
 - Split logic into stages and connect stages with clocked registers
 - System design tradeoff: **throughput vs. latency**




- It's complicated!
 - Split up the stages and add more clocked registers for intermediate results




Pipelining

- Limitation: **non-uniform partitioning**
 - Logic segments may have significantly different lengths



(a) Hardware: Three-stage pipeline, nonuniform stage delays




(b) Pipeline diagram

Pipelining

- Limitation: **dependencies**
 - The effect of one instruction depends on the result of another
 - Both **data** and **control** dependencies
 - Sometimes referred to as **hazards**


Data dependency:

```
irmovq $8, %rax
addq %rax, %rbx
mrmovq 0x300(%rbx), %rdx
```



Control dependency:

```
loop:
    subq %rdx, %rbx
    jne loop
    irmovq $10, %rdx
```



Pipelining

- Approaches to avoiding hazards
 - **Stalling**: “hold back” an instruction temporarily
 - **Data forwarding**: allow latter stages to feed into earlier stages, bypassing memory or registers
 - Hybrid: stall and forward
 - **Branch prediction**: guess address of next instruction
 - **Halt** execution (or throw an **exception**)
 - For more info, read CS:APP section 4.5

Conditional moves

- Similar to conditional jumps, but they move data if certain condition codes are set
 - Benefit: no **branch prediction** penalty
 - Improved performance in the presence of pipelining

if (a > b) c = d;

```
subq    %rbx, %rax
jle skip
rrmovq  %rdx, %rcx
skip:
```

Data (CCs) and control dependencies



```
subq    %rbx, %rax
cmovg   %rdx, %rcx
```

No control dependency (only data)

Summary

- We've now learned how a CPU is constructed
 - Transistors → logic gates → circuits → CPU
 - Pipelining provides instruction-level parallelism
- This is not a CPU architecture class
 - We won't be closely studying the specifics of SEQ
 - If you're interested, the details are in section 4.3
 - Same for PIPE (the pipelined version), in section 4.5
 - If you're REALLY interested, plan to take CS 456

CS 456: Architecture


- Course objectives:
 - **Summarize the construction of a pipelined processor from low-level building blocks**
 - Describe and categorize hardware techniques for parallel implementation at the instruction, data, and thread levels
 - Summarize storage and I/O interfacing techniques
 - Apply address decoding and memory hierarchy strategies
 - Evaluate the performance impact of various hardware designs, including caches
 - Describe how hardware implementations can improve overall system performance
 - Justify the use of hardware-based optimizations that fail occasionally
 - Compare and contrast the actual execution of code with software designs
 - Analyze how a person's logical flow of thinking (sequential) differs from the processor implementation
 - Demonstrate the ability to communicate hardware and software design trade-offs to both professional colleagues and laypeople

Lessons learned

- **Computers are not human**; they're complex machines
 - Machines require extremely precise inputs
 - Machine output can be difficult to interpret
- **Abstraction helps to manage complexity**
 - Use simpler components to build more complex ones
- **System design involves tradeoffs**
 - Simpler ISA vs. ease of coding
 - Throughput vs. latency
- **The details matter (A LOT!)**
 - There are many ways to fail
 - Skill and dedication are required to succeed

Y86 semantics

- **Semantics:** the study of *meaning*
 - What does an instruction "mean"?
 - For us, it is *the effect that it has on the machine*
 - This requires understanding the purpose and actions of all stages of the Y86-64 CPU




6-stage von Neumann cycle

- 1) Fetch
- 2) Decode
- 3) Execute
- 4) Memory
- 5) Write back
- 6) PC update


Fetch

- Read ten bytes from memory at address PC
- Extract instruction fields
 - icode and ifun
 - rA and rB
 - valC
- Compute valP (address of next instruction)
 - $PC + 1 + \text{needsRegIDs} + 8 * \text{needsValC}$




Decode

- Read register file
 - Read srcA into valA
 - Read srcB into valB




Execute

- Perform arithmetic or logic operation
 - Could also be an effective address calculation or stack pointer increment / decrement
 - First input is valC (immediate/offset) or valA (register)
 - Second input is valB (register)
- Set condition codes
 - Only if OPq




Memory

- Read or write memory
 - No instruction does both!
 - Effective address is valE or valA (depending on icode)
 - Data to be written is either valA or valP (depending on icode)
 - Data is read into valM




Write back

- Write register file
 - Write valE (from ALU execute) to dstE for some icodes
 - Write valM (from memory) to dstM for some icodes
 - Use value 0xF to disable one or both write(s) for some icodes



PC update

- Set new PC
 - valP (next instruction) for most icodes
 - Either valP or valC for conditional jumps depending on Cnd
 - valM (return address popped from stack) for ret



Y86 semantics

- **Semantics**: the study of *meaning*
 - For us, it is *the effect that it has on the machine*
 - We should specify these semantics very **formally**
 - This will help us think correctly about P4
 - ISA reference sheet includes mathematical semantics

Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$\text{icode} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec			$\text{valA} \leftarrow R[\text{rA}]$	
Exe	$\text{cpu.stat} = \text{HLT}$		$\text{valE} \leftarrow \text{valA}$ $\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	$\text{valE} \leftarrow \text{valC}$
Mem				
WB			$\text{Cnd} ? \quad R[\text{rB}] \leftarrow \text{valE}$	$R[\text{rB}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow 0$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

Aside: syntax notes

- $R[RSP]$ = the value of `%rsp`
- $R[rA]$ = the value of register with id `rA`
- $M_1[PC]$ = the value of one byte in memory at address `PC`
- $M_8[PC+2]$ = the value of eight bytes in memory at address `PC+2`
- $rA:rB = M_1[PC+1]$ means read the byte at address `PC+1`
 - Split it into high- and low-order 4-bits for `rA` and `rB`
- $Cond(CC, ifun)$ returns 0 or 1 based on `CC` and `ifun`
 - Determines whether the given `CMOV/JUMP` should happen
- Convention: write addresses using hex padded to three chars
- Convention: write integer literals using decimal w/ no padding

Example: IRMOVQ

0x016: 30f48000000000000000 |

irmovq \$128,%rsp

Stage	IRMOVQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec	
Exe	$\text{valE} \leftarrow \text{valC}$
Mem	
WB	$R[\text{rB}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow \text{valP}$

$\text{icode:ifun} \leftarrow M_1[0x016] = 3:0$
 $\text{rA:rB} \leftarrow M_1[0x017] = f:4$
 $\text{valC} \leftarrow M_8[0x018] = 128$
 $\text{valP} \leftarrow 0x016 + 10 = 0x020$

$\text{valE} \leftarrow 128$

$R[\%rsp] \leftarrow \text{valE} = 128$

$\text{PC} \leftarrow \text{valP} = 0x020$

This instruction sets %rsp to 128 and increments the PC by 10

Example: POPQ

0x02c: b00f

| popq %rax

$R[\%rsp] = 120$

$M_8[120] = 9$

Stage	POPQ
Fch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$
Dec	$valP \leftarrow PC + 2$ $valA \leftarrow R[RSP]$ $valB \leftarrow R[RSP]$
Exe	$valE \leftarrow valB + 8$
Mem	$valM \leftarrow M_8[valA]$
WB	$R[RSP] \leftarrow valE$ $R[rA] \leftarrow valM$
PC	$PC \leftarrow valP$

$icode:ifun \leftarrow M_1[0x02c] = b:0$

$rA:rB \leftarrow M_1[0x02d] = 0:f$

$valP \leftarrow 0x02c + 2 = 0x02e$

$valA \leftarrow R[\%rsp] = 120$

$valB \leftarrow R[\%rsp] = 120$

$valE \leftarrow 120 + 8 = 128$

$valM \leftarrow M_8[120] = 9$

$R[\%rsp] \leftarrow 128$

$R[\%rax] \leftarrow 9$

$PC \leftarrow 0x02e$

This instruction sets %rax to 9, sets %rsp to 128, and increments the PC by 2

Example: CALL

0x037: 80410000000000000000 | call proc

R[%rsp] = 128

Stage	CALL
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$
	$\text{valC} \leftarrow M_8[\text{PC}+1]$
	$\text{valP} \leftarrow \text{PC} + 9$
Dec	$\text{valB} \leftarrow R[\text{RSP}]$
Exe	$\text{valE} \leftarrow \text{valB} - 8$
Mem	$M_8[\text{valE}] \leftarrow \text{valP}$
WB	$R[\text{RSP}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow \text{valC}$

$\text{icode:ifun} \leftarrow M_1[0x037] = 8:0$

$\text{valC} \leftarrow M_8[0x038] = 0x041$

$\text{valP} \leftarrow 0x037 + 9 = 0x040$

$\text{valB} \leftarrow R[\%rsp] = 128$

$\text{valE} \leftarrow 128 - 8 = 120$

$M_8[120] \leftarrow 0x040$

$R[\%rsp] \leftarrow 120$

$\text{PC} \leftarrow 0x041$

This instruction sets %rsp to 120, stores the return address 0x040 at [%rsp], and sets the PC to 0x041

Y86 semantics

Stage	HALT	NOP	CMOV	IRMOVQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$
Dec			$\text{valA} \leftarrow R[\text{rA}]$	
Exe	$\text{cpu.stat} = \text{HLT}$		$\text{valE} \leftarrow \text{valA}$ $\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	$\text{valE} \leftarrow \text{valC}$
Mem				
WB			$\text{Cnd} ? R[\text{rB}] \leftarrow \text{valE}$	$R[\text{rB}] \leftarrow \text{valE}$
PC	$\text{PC} \leftarrow 0$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$
Stage	RMMOVQ	MRMOVQ	OPq	jXX
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 9$
Dec	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	
Exe	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} \text{ OP } \text{valA}$ Set CC	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$
Mem	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$		
WB		$R[\text{rA}] \leftarrow \text{valM}$	$R[\text{rB}] \leftarrow \text{valE}$	
PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{Cnd} ? \text{valC} : \text{valP}$
Stage	CALL	RET	PUSHQ	POPQ
Fch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 9$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$
Dec		$\text{valA} \leftarrow R[\text{RSP}]$ $\text{valB} \leftarrow R[\text{RSP}]$	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{RSP}]$	$\text{valA} \leftarrow R[\text{RSP}]$ $\text{valB} \leftarrow R[\text{RSP}]$
Exe	$\text{valE} \leftarrow \text{valB} - 8$	$\text{valE} \leftarrow \text{valB} + 8$	$\text{valE} \leftarrow \text{valB} - 8$	$\text{valE} \leftarrow \text{valB} + 8$
Mem	$M_8[\text{valE}] \leftarrow \text{valP}$	$\text{valM} \leftarrow M_8[\text{valA}]$	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valA}]$
WB	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$	$R[\text{RSP}] \leftarrow \text{valE}$ $R[\text{rA}] \leftarrow \text{valM}$
PC	$\text{PC} \leftarrow \text{valC}$	$\text{PC} \leftarrow \text{valM}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

Y86 CPU (P4)

von Neumann architecture

1) Fetch ← P3!

- Splits instruction at PC into pieces
- Save info in `y86_inst_t` struct

2) Decode (register file)

- Reads registers
- P4: Sets `valA`

3) Execute (ALU)

- Arithmetic/logic operation, effective address calculation, or stack pointer increment/decrement
- P4: Sets `valE` and `Cnd`

4) Memory (RAM)

- Reads/writes memory

5) Write back (register file)

- Sets registers

6) PC update

- Sets new PC

