Computer Organization and Architecture, Pt. <u>2</u>

Charles Abzug, Ph.D.

Department of Computer Science James Madison University Harrisonburg, VA 22807

Voice Phone: 540-568-8746, E-mail: CharlesAbzug@ACM.org Home Page: http://www.cs.jmu.edu/users/abzugcx

© 2003 Charles Abzug

PROGRAMMING-LANGUAGE LEVELS

1 "High-Level" Languages: relatively machine-independent.

> Transportable from one machine architecture to another with at most minimal program changes, i.e., <u>Platform-Independent</u>.

One HLL statement usually resolves to several machine-language instructions; relatively efficient.

Relatively easily understandable/readable.

2 Machine Language and the associated Assembly Language: *highly* dependent upon the organization and architecture of the machine family.

> Transportable *only* within the same computer manufacturer's product line for the particular architecture selected , i.e., <u>Platform-Dependent</u>.

Upwards compatible *only*, <u>not</u> downwards compatible.

One Assembly-Language statement corresponds to one machinelanguage instruction; relatively speedy execution.

Carpinelli Figure 3.1: COMPILATION and LINKAGE of PROGRAMS in a HIGH-LEVEL LANGUAGE

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.2: ASSEMBLY and LINKAGE of ASSEMBLY-LANGUAGE PROGRAMS

Original figure or table © 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.A: COMPILATION and INTERPRETIVE EXECUTION of JAVA APPLETS

Original figure or table © 2001 by Addison Wesley Longman, Inc

STEPS in PROGRAM REALIZATION: (1) COMPILED LANGUAGE

- 1. Check source code for syntax errors; if any are found, then flag the errors, inform the programmer, and abort compilation.
- 2. If no errors, then continue.
- 3. Generate code:
 - a) Optional intermediate step: generate ASL code.
 - b) Generate object code (principally machine code).
- 4. Optimize object code.
- 5. Linkage Editor: link in any relevant library routines to produce executable code.
- 6. Load executable code into main memory.
- 7. Load *PC* with starting address of first instruction.
- 8. Run.

16-Apr-2003

STEPS in PROGRAM REALIZATION: (2) ASSEMBLY LANGUAGE

- 1. Check source code for syntax errors; if any are found, then flag the errors, inform the programmer, and abort compilation.
- 2. If no errors, then continue.
- 3. First pass: generate symbol table, mark locations.
- 4. Second pass: generate machine code (object code).
- 5. Linkage Editor: link in any relevant library routines to produce executable code.
- 6. Load executable code into main memory.
- 7. Load *PC* with starting address of first instruction.
- 8. Run.

1. Machine Instructions:

2. Assembler Directives:

3. Macro Expansion Commands:

1. Machine Instructions:

- a) One line of assembly code corresponds to exactly one machine instruction.
- b) Assembled object code therefore contains one executable instruction per line of source code.
- c) Line may be rigidly formatted into fields.
- d) Mnemonics are designed for simultaneous simplicity and readability.
- e) Restrictions usually placed on label length and composition.

1. Machine Instructions:

- a) One line of assembly code corresponds to exactly one machine instruction.
- b) Assembled object code therefore contains one executable instruction per line of source code.
- c) Line may be rigidly formatted into fields.
- d) Mnemonics are designed for simultaneous simplicity and readability.
- e) Restrictions usually placed on label length and composition.
- 2. Assembler Directives:
 - a) Directive is executed at assembly time, usually resulting in some effect either upon the placement of part or all of the assembled code into memory or upon the content of initial data at program execution.
 - b) Effect on run-time events is only indirect.

1. Machine Instructions:

- a) One line of assembly code corresponds to exactly one machine instruction.
- b) Assembled object code therefore contains one executable instruction per line of source code.
- c) Line may be rigidly formatted into fields.
- d) Mnemonics are designed for simultaneous simplicity and readability.
- e) Restrictions usually placed on label length and composition.
- 2. Assembler Directives:
 - a) Directive is executed at assembly time, usually resulting in some effect either upon the placement of part or all of the assembled code into memory or upon the content of initial data at program execution.
 - b) Effect on run-time events is only indirect.
- 3. Macro Expansion Commands:
 - a) Purpose is to improve efficiency of the programmer.
 - b) Enable a frequently-used sequence of instructions to be written once, but appear multiple times in the assembled program.
 - c) Macro expansion is carried out at assembly time. Each line of macro expansion command usually results in multiple machine instructions in assembled program.

EXECUTION of a MACHINE-LANGUAGE PROGRAM

- 1. Special-Purpose Registers: at least two in *EVERY* processor.
- 2. INSTRUCTION REGISTER (IR): holds the op-code of the currentlyexecuting instruction.
- 3. *PROGRAM COUNTER (PC)*: holds the memory address of the <u>NEXT</u> instruction to be executed (<u>not</u> the address of the instruction currently executing).
- 4. *MEMORY ADDRESS REGISTER (MAR)*: contains an address whose content the processor needs either to write to or to read from.
- 5. *MEMORY BUFFER REGISTER (MBR)*: contains a datum that the processor needs either to copy to the memory address specified in the *MAR* or that is being fetched from the address specified in the *MAR*.

INSTRUCTION-EXECUTION CYCLE - Version 1

- Fetch [i.e., copy the next instruction into the <u>INSTRUCTION REGISTER</u>]. NOTE that the <u>next instruction</u> is defined to be the one located at the memory address whose value is specified in the special-purpose register called the <u>PROGRAM COUNTER</u>.
- 2. Decode [i.e., figure out what steps are needed to accomplish to execute the instruction]. ALSO, increment the <u>PROGRAM COUNTER</u> to point to the memory address immediately following the current instruction.
- Execute [i.e., carry out the intent implied by the instruction definition]. IF
 a JUMP instruction is to be executed, then replace the content of the
 <u>PROGRAM COUNTER</u> with the destination address for the JUMP.
- 4. Repeat endlessly [i.e., GOTO Fetch].

INSTRUCTION-EXECUTION CYCLE - Version 2

- Fetch [i.e., copy the next instruction into the <u>INSTRUCTION REGISTER</u>]. NOTE that the <u>next instruction</u> is defined to be the one located at the memory address whose value is specified in the special-purpose register called the <u>PROGRAM COUNTER</u>.
- 2. Decode [i.e., figure out what steps are needed to accomplish to execute the instruction]. ALSO, increment the <u>PROGRAM COUNTER</u> to point to the memory address immediately following the current instruction.
- Execute [i.e., carry out the intent implied by the instruction definition]. IF
 a JUMP instruction is to be executed, then replace the content of the
 <u>PROGRAM COUNTER</u> with the destination address for the JUMP.
- 4. Is there an *INTERRUPT*? If so, then service it.
- 5. GOTO Fetch.

TYPES of EXECUTABLE ASSEMBLY/MACHINE LANGUAGE INSTRUCTIONS

1. Data-Copy or Data-Transfer Instructions

- a) Load (copy from Main Memory into CPU, or from Input Device if I/O is memory-mapped).
- b) Store (copy from CPU into Main Memory, or into Input Device if I/O is memory-mapped).
- c) Move (copy within the CPU, or possibly between CPU and Main Memory).
- d) Input data from device to CPU (if I/O is not memory-mapped).
- e) Output data from CPU to device (if I/O is not memory-mapped).
- 2. Data-Operation Instructions
 - a) Arithmetic instructions: Integer, Floating-Point, other.
 - b) Logic instructions, including both bit-wise logical operations and shifts.
- 3. Program Control Instructions:
 - a) Unconditional Jump Instruction.
 - b) Conditional Jump Instructions: JZ, JNZ, JN, JNN, JV, JNV, JC, JNC
 - c) Software Interrupts
 - d) Exceptions & Traps

DATA-COPY (DATA-TRANSFER) INSTRUCTIONS in Carpinelli's "Relatively Simple CPU"

Machine Code	Mnemonic	Description	
0000 0001 Г	LDAC	Load (i.e., copy into) the Accumulator with the contents of either a Main Memory location or data from an input device.	
0000 0010 Г	STAC	Store (i.e., copy the contents of) the Accumulator to Main Memory or to an output device.	
0000 0011	MVAC	Move (i.e., copy) the contents of the Accumulator to Register <i>R</i> .	
0000 0100	MOVR	Move (i.e., copy) the contents of Register <i>R</i> to the Accumulator.	
0000 0000	NOP	No OPeration	

DATA-OPERATION INSTRUCTIONS in Carpinelli's "Relatively Simple CPU"

Machine Code	Mnemonic	Description
0000 1000	ADD	Add the contents of Register <i>R</i> to the current contents of the Accumulator, deposit the results in the Accumulator, and adjust the value of the <i>Z</i> bit.
0000 1001	SUB	Subtract the contents of Register <i>R</i> from the current contents of the Accumulator, deposit the results in the Accumulator, and adjust the value of the <i>Z</i> bit.
0000 1010	INAC	Increment the contents of the Accumulator, and adjust the value of the ${\cal Z}$ bit.
0000 1011	CLAC	Clear the contents of the Accumulator, and set the Z bit.
0000 1100	AND	Bitwise "AND" the contents of the Accumulator with the contents of Register <i>R</i> , and adjust the value of the <i>Z</i> bit.
0000 1101	OR	Bitwise "OR" the contents of the Accumulator with the contents of Register R , and adjust the value of the Z bit.
0000 1110	XOR	Bitwise "XOR" the contents of the Accumulator with the contents of Register R , and adjust the value of the Z bit.
0000 1111	NOT	Complement the contents of the Accumulator, and adjust the value of the ${\cal Z}$ bit.

PROGRAM-CONTROL INSTRUCTIONS in Carpinelli's "Relatively Simple CPU"

Machine Code	Mnemonic	Description
0000 0101 Г	JUMP	Instead of executing next the instruction following the current instruction, jump unconditionally to (i.e., execute next) the instruction situated at the specified memory location.
0000 0110 Г	JMPZ	In the content of the Z register is a '1', then execute next the instruction situated at the specified memory location; otherwise, execute next the instruction immediately following the current instruction. Or, more simply, <u>Jump on Z</u> .
0000 0111 Г	JPNZ	In the content of the Z register is a '0', then execute next the instruction situated at the specified memory location; otherwise, execute next the instruction immediately following the current instruction. Or, more simply, <u>Jump on Not Z</u> .

Native Data Types

- 1. Integer and other Fixed-Point
 - a) Binary:
 - i. Non-Explicitly-Signed ("Unsigned")
 - ii. Two's-Complement
 - iii. Ones'-Complement
 - iv. Signed-Magnitude
 - v. Excess or Biased
 - b) Decimal (BCD)
- 2. Floating-Point: (Sign of Mantissa), Mantissa, [Radix], Exponent USUALLY: Signed-Magnitude Mantissa, [Radix], Biased-or-Excess Exponent
- 3. Boolean
- 4. Single-Character & Character-String
 - a) ASCII
 - b) EBCDIC
 - c) Unicode

MODES of ADDRESSING

 Direct Addressing Mode: Memory address is explicitly stated within the instruction, after the op code. EXAMPLE: LDAC memory-address, e.g.: LDAC 5 EXECUTION: Copy into the Accumulator the content of memory address 5.

2. Indirect Addressing Mode: The memory address included within the instruction is <u>not</u> the address of the operand, but rather is the address *of the address* of the operand.

EXAMPLE: LDAC @address-of-operand's-memory-address, e.g.: LDAC @7

EXECUTION: Retrieve from address 7 a second address. Copy into the Accumulator the contents of the second address.

 Register Direct Addressing Mode: The <u>value</u> of the operand is located within the specified register. EXAMPLE: LDAC register-identifier, e.g.: LDAC R EXECUTION: Copy into the Accumulator the contents of Register R.

 Register Indirect Addressing Mode: The <u>memory address</u> of the operand is located within the specified register. EXAMPLE: LDAC (register-identifier), e.g.: LDAC (R), or LDAC @R EXECUTION: Retrieve from Register R a memory address. Copy into the Accumulator the contents of that address.

MODES of ADDRESSING (continued)

- 5. Immediate Addressing Mode: The actual value of the operand is stated within the instruction.
 EXAMPLE: LDAC #actual-value, e.g.: LDAC #3C
 EXECUTION: Copies into the Accumulator the hex number 3C.
- 6. Implicit Addressing Mode: The location of the operand is implied by the instruction itself, and can be inferred from the instruction mnemonic. EXAMPLE: CLAC (Clear the contents of the Accumulator). EXECUTION: Contents of the Accumulator changed to all zeroes.
- 7. Relative Addressing Mode: The numeric value specified within the instruction gives the <u>offset</u> of the desired memory location from the current contents of the Program Counter (NOTE: This is <u>NOT</u> the offset from the location of the currently-executing instruction, but rather the offset from the location of the <u>NEXT</u> instruction in sequence following the currently-executing instruction).

EXAMPLE: JMP \$offset-amount, e.g.: JMP #3C EXECUTION: If the JMP instruction starts at memory address FOOO, then the next instruction located after the JMP will be located at FOO2, and after execution of the JMP, the next instruction to be executed is at address FO3E (= FOO2 + 3C)

MODES of ADDRESSING (continued)

- 6. Indexed Addressing Mode: The numeric value specified within the instruction gives the <u>base address</u> of an array, while the contents of the Index Register indicate which array element is of current interest. EXAMPLE: LDAC base-memory-location(X), e.g.: LDAC 102A(X) EXECUTION: Assuming that the Index Register (Register X) contains the value 2005, copy into the Accumulator the contents of memory address 302F (= 102A + 2005)
- 7. Base Addressing Mode: A numeric value specified within a designated register (the Base Register) indicates a particular address, from which a numeric value indicated within the instruction gives the offset from the base address.

EXAMPLE: LDAC offset (register-containing-the-base-address), e.g.: LDAC 2005(102A) EXECUTION: Copy into the Addumulator the contents of memory address 302F (= the sum of the base memory location 102A and the offset 2005)

Carpinelli Figure 3.3, part 1, from the text but enhanced: GENERATION of ADDRESSES for Various MODES of ADDRESSING, part 1

Direct addressing mode:


Indirect addressing mode:

Register Direct addressing mode:

Register Indirect addressing mode:


Original figure or table © 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.3, part 1, ENHANCED & CORRECTED: GENERATION of ADDRESSES for Various MODES of ADDRESSING, part 1




Original figure or table $\ensuremath{\mathbb{C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.3, part 2, from the text but enhanced: GENERATION of ADDRESSES for Various MODES of ADDRESSING, part 2



Original figure or table $\ensuremath{\mathbb{C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.3, part 2, *ENHANCED & IMPROVED*: GENERATION of ADDRESSES for Various MODES of ADDRESSING, part 2



Original figure or table $\ensuremath{\mathbb{C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.4: INSTRUCTION CODE FORMATS, ASSEMBLY LANGUAGE, and MACHINE CODE

Original figure or table © 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 3.4: INSTRUCTION CODE FORMATS, ASSEMBLY LANGUAGE, and MACHINE CODE

ADD A,B,C (A=B+C) 1010 0 01 10

4 bits	2 bits	2 bits	2 bits
opcode	operand	operand	operand
	#1	#2	#3

4 bits	2 bits	2 bits
opcode	operand #1	operand #2

4 bits	2 bits
opcode	operand

4 bits

opcode

MOVE A,B	(A=B)
ADD <i>A,C</i>	(A=A+C)

$$\begin{array}{c} 3) \\ A+C \\ \end{array}$$

LOAD B
$$(Acc=B)$$

ADD C $(Acc=Acc+C)$ 1010 0
STORE A $(A=Acc)$ 0000 00

PUSH B	(Stack=B)	0101
push <i>C</i>	(Stack = C, B)	UTTO
ADD	(Stack = B + C)	1010
POP A	(A = stack)	1100

NOTE: Normal practice is to distinguish different versions of the same machine instruction having different addressing modes <u>either</u> by using different op codes <u>or</u> by designating a bit field within the instruction format as the mode field.

Original figure or table $\ensuremath{\mathbb{C}}$ 2001 by Addison Wesley Longman, Inc

ELEMENTS of INSTRUCTION SET ARCHITECTURE

- 1. Registers: types, size or width for each type, number present of each type, ASL names.
- 2. Machine Instructions: actions/effects, op-codes, ASL mnemonics, number of operands (source plus destination) for each instruction.
- 3. Addressing modes, and the standards for their specification in ASL as well as in machine language.
- 4. Procedures required for enablement and disablement of interrupts.
- 5. Flags: special-purpose one-bit registers.
 - a) Status flags: indicate the status of the latest operation: <u>Z</u>ero, <u>N</u>egative, <u>C</u>arry, o<u>V</u>erflow: set or cleared automatically by the CPU.
 - b) Parity flag: set or cleared automatically by the CPU.
 - c) Interrupt Mask (Interrupt-enabled/disabled flag): set or cleared via explicit command in program.

ISSUES in INSTRUCTION-SET ARCHITECTURE

- 1. Completeness of the instruction set: Are all necessary operations included?
- 2. Orthogonality of the instruction set: little or no overlap of functionality between instructions.
- 3. Numbers and Types of registers:
 - a) Integer/Fixed-Point
 - b) Floating-Point
 - c) BCD or other special-purpose/use
 - d) Multi-Use Registers

Carpinelli Table 3.1: INSTRUCTION SET for the "RELATIVELY SIMPLE CPU"

Original figure or table © 2001 by Addison Wesley Longman, Inc


Carpinelli Figure 3.5, ENHANCED: INSTRUCTION FORMATS for the "RELATIVELY SIMPLE CPU"

One-Byte Instruction:

Three-Byte Instruction:

Original figure or table © 2001 by Addison Wesley Longman, Inc:

Carpinelli Figure 3.5, ENHANCED and IMPROVED: INSTRUCTION FORMATS for the "RELATIVELY SIMPLE CPU"



Original figure or table ${\rm I\!C}$ 2001 by Addison Wesley Longman, Inc:

LOOP-SUMMATION PROGRAM for the "RELATIVELY SIMPLE CPU")

CLAC	
STAC total	% Initialize <i>total</i> to zero.
STAC i	% Initialize loop counter to zero.
LDAC i	
INAC	
STAC i	% Increment the stored value of the loop counter.
MVAC	% Copy the loop counter to Register <i>R.</i>
LDAC total	
ADD	% Add the value of the loop counter to the total.
STAC total	
<i>LDAC</i> n	
SUB	
JPNZ Loop	% Go to the top of the loop, unless $i = n$.
HALT	

Loop:

IMPLEMENTATION of a HIGH-LEVEL-LANGUAGE STATEMENT in ASSEMBLY LANGUAGE:

$X = A + (B^*C) + D$

1. Three-Operand Instructions available on machine:

	•		
	XOR	R1, R1, R1	% Create in count register (R1) a content of O.
	MOV	R2, R1	% Copy the 0 to calculation end-result register (R2).
	LOAD	R3, B	% Copy the multiplicand to Register R3
	LOAD	R4, C	% Copy the multiplier to Register R4.
Loop:	INCR	R1	% Increment counter.
	ADD	R2, R2, R3	% Add value of multiplicand to end-result.
	CMP	R5, R1, R4	% Compare count to multiplier, discard the result.
	JNZ	Loop:	% Go back and add multiplicand another time.
			% Finished multiplying; Register R2 contains B*C.
	LOAD	R3, A	% Bring the value of A into the CPU.
	ADD	R2, R2, R3	% Add the value of A to the product B*C.
	LOAD	R3, D	% Bring the value of D into the CPU.
	ADD	R2, R2, R3	% Add the value of D into the cumulative sum.
	STOR	X, R2	% Copy out the final answer.
	16-Apr-2003		© 2003 Charles Abzug 35

IMPLEMENTATION of a HIGH-LEVEL-LANGUAGE STATEMENT in ASSEMBLY LANGUAGE:

 $X = A + (B^*C) + D$

2. Two-Operand Instructions (but not three-operand) available on machine:

	XOR	R1, R1	% Create in count register (R1) a content of O.
	MOV	R2, R1	% Copy the 0 to calculation end-result register (R2).
	LOAD	R3, B	% Copy the multiplicand to Register R3
	LOAD	R4, C	% Copy the multiplier to Register R4.
Loop:	INCR	R1	% Increment counter.
	ADD	R2, R3	% Add value of multiplicand to end-result.
	CMP	R4, R1	% Compare count to multiplier.
	LOAD	R4, C	% Restore the multiplier to Register R4.
	JNZ	Loop:	% Go back and add multiplicand another time.
			% Finished multiplying; Register R2 contains B*C.
	LOAD	R3, A	% Bring the value of A into the CPU.
	ADD	R2, R3	% Add the value of A to the product B*C.
	LOAD	R3, D	% Bring the value of D into the CPU.
	ADD	R2, R3	% Add the value of D into the cumulative sum.
	STOR	X, R2	% Copy out the final answer.

16-Apr-2003

© 2003 Charles Abzug

IMPLEMENTATION of a HIGH-LEVEL-LANGUAGE STATEMENT in ASSEMBLY LANGUAGE: $X = A + (B^*C) + D$

3. One-Operand Instructions (but not two- or three-operand) available on machine:

	CLAC		% Create in the Accumulator a content of O.
	STAC	Х	% Initialize the value of final result to 0.
	STAC	Count	% Initialize the value of the counter to 0.
Loop:	LDAC	В	% Copy the value of the multiplicand to the Accumulator.
	MVAC		% Copy the multiplicand to Register R.
	LDAC	X	% Load current value of end-result into the Accumulator.
	ADD		% Add value of multiplicand to end-result.
	STAC	X	% Copy out the current value of end-result.
	LDAC	Count	% Prepare to update count.
	INAC		% Update the count.
	STAC	Count	% Store the updated count.
	MVAC		% Copy the updated count to Register R.
	LDAC	С	% Load the value of the multiplier.
	SUB		% Compare the current count to the multiplier.
	JNZ	Loop	% Continue multiplying.

% (continued)

IMPLEMENTATION of a HIGH-LEVEL-LANGUAGE STATEMENT in ASSEMBLY LANGUAGE:

 $X = A + (B^*C) + D$

	%	Continuation of ONE-Operand ASL code:
		% Finished multiplying; X contains B*C.
LDAC	Α	% Bring the value of A into the CPU.
MVAC		% Copy the value of A to Register R.
LDAC	X	% Copy the current value of end-result (= B*C) into the % Accumulator.
ADD		% Add to B*C the value of A.
STAC	X	% Copy back to memory the current value of end-result % (= A + B*C).
LDAC	D	% Bring the value of D into the CPU.
MVAC		% Copy the value of D to Register R.
LDAC	X	% Copy the current value of end-result (= A + B*C) into % the Accumulator.
ADD		% Add to $A + B^*C$ the value of D.
STAC	X	% Copy out the final answer (= $A + B^*C + D$).

IMPLEMENTATION of a HIGH-LEVEL-LANGUAGE STATEMENT in ASSEMBLY LANGUAGE: X = A + (B*C) + D

4. No-Operand Instructions (but not one, two- or three-operand) available:

	CLAC PUSHAC		% Create in the Accumulator a content of O.
	POP PUSHAC	X	% Initialize the value of final result to 0.
	POP	Count	% Initialize the value of the counter to 0.
Loop:	PUSH	В	% Copy the value of the multiplicand to the Stack.
-	PUSH	X	% Load current value of end-result onto the .
	ADD		% Add value of multiplicand to end-result.
	POP	X	% Copy out the current value of end-result.
	PUSH	Count	% Prepare to update count.
	PUSH	#1	
	ADD		% Update the count.
	POP	Count	% Store the updated value of count.
	PUSH	Count	% Re-copy the current value of count to the stack.
	PUSH	С	% Load the value of the multiplier.
	SUB		% Compare the current count to the multiplier.

% (continued)

© 2003 Charles Abzug

IMPLEMENTATION of a HIGH-LEVEL-LANGUAGE STATEMENT in ASSEMBLY LANGUAGE:

$X = A + (B^*C) + D$

% Continuation of NO-Operand ASL code:

- POP Discard % Remove from stack and discard the difference between % multiplier and count.
- JNZ Loop % Continue multiplying.
 - % Finished multiplying; X contains B*C.
- PUSH A % Copy the value of A onto the Stack.
- PUSH X % Copy the current value of end-result (= B*C) onto the % Stack.
- ADD % Add to B*C the value of A.
- PUSH D % Copy the value of D onto the Stack.
- ADD % Add to $A + B^*C$ the value of D.
- POP X % Copy out the final answer (= $A + B^*C + D$).

Carpinelli Table 3.2: EXECUTION TRACE for the LOOP SUMMATION PROGRAM

Carpinelli Table 3.3: DATA MOVEMENT (COPY) INSTRUCTIONS for the *Intel* 8085 MICROPROCESSOR

Carpinelli Figure 3.6: INSTRUCTION FORMATS for the *Intel* 8085 MICROPROCESSOR

Carpinelli Table 3.4: DATA OPERATION INSTRUCTIONS for the *Intel* 8085 MICROPROCESSOR

Carpinelli Table 3.5: PROGRAM CONTROL INSTRUCTIONS for the *Intel* 8085 MICROPROCESSOR

Carpinelli Table 3.6: EXECUTION TRACE of the LOOP SUMMATION PROGRAM for the Intel 8085 MICROPROCESSOR

Overview of Computer Organization

Carpinelli Figure 4.1: GENERIC COMPUTER ORGANIZATION

What Is a BUS?

- <u>Physical Bus</u>: A set of wires operating as a unit for the purpose of conveying data of some type (instructions or program data) between different functional subunits of the computer.
- 2. <u>Bus Protocol</u>: A precisely defined set of rules governing how data are transmitted over the bus: *Who* does *What*, and in *What Order*.

MAJOR COMPONENTS of a BUS

- 1. Address Lines
- 2. Data Lines
- 3. Control Lines
- 4. Power Lines

Types of BUSES

- 1. Main Bus or System Bus:
 - a) connects Main Memory to the CPU
 - b) usually the fastest bus in the system
- 2. Auxiliary or Local or I/O Bus:
 - a) connects I/O devices, usually slower than Main Memory


TYPES of MEMORY

- Read/Write Memory (conventionally known as <u>RAM</u>, or "Random Access Memory", a name that distinguishes this kind of memory from "Sequential Access Memory" and from "Pseudo-Random Access Memory")
- 2. Write-with-Difficulty-but-Read-with-Ease Memory (conventionally known as <u>ROM</u>, or "Read-Only Memory").
 - a) In its original form, the name was accurate: content was burned in at chip fabrication.
 - b) Second form was <u>PROM</u>, or "Programmable ROM". Generic chips produced, could be programmed individually.
 - c) <u>EPROM</u>, or "Erasable PROM": erased with UV light, then could be reprogrammed.
 - d) <u>EEPROM</u>, or "Electrically Erasable PROM": much more readily reprogrammed than EPROM.

Carpinelli Figure 4.2: TIMING DIAGRAMS for MEMORY BUS OPERATIONS

Carpinelli Figure 4.3: INTERNAL ORGANIZATION of the CPU

Carpinelli Figure 4.4, as it appears in the text: INTERNAL ORGANIZATION of a LINEAR 8x2 ROM CHIP



Carpinelli Figure 4.5: INTERNAL TWO-DIMENSIONAL ORGANIZATION of an 8x2 ROM CHIP

Carpinelli Figure 4.6: CONSTRUCTION of an 8x4 MEMORY SUBSYSTEM from TWO 8x2 ROM CHIPS

Carpinelli Figure 4.8: CONSTRUCTION of an 8x4 MEMORY SUBSYSTEM from TWO 8x2 ROM CHIPS, *CONTROL SIGNALS ADDED*

Carpinelli Figure 4.7 (a): CONSTRUCTION of a 16x2 MEMORY SUBSYSTEM from TWO 8x2 ROM CHIPS, SEQUENTIAL ADDRESSING

Carpinelli Figure 4.7 (b): CONSTRUCTION of a 16x2 MEMORY SUBSYSTEM from TWO 8x2 ROM CHIPS, INTERLEAVED ADDRESSING

Memory Subsystem Architecture

- 1. <u>Harvard Architecture</u>: separate memory modules for storage of data and of instructions.
- 2. <u>"von" Neumann Architecture</u>: data and instructions intermingled in a single memory module.

Carpinelli Table 4.1: ALTERNATIVE CONVENTIONS for REPRESENTION of MULTIPLE-BYTE DATA

Original figure or table © 2001 by Addison Wesley Longman, Inc

		1			
Memory Address	Data (in hex)		Memory Address	Data (in hex)	
100	01		100	04	
101	02		101	03	
102	03		102	02	
103	04		103	01	

Big-Endian

Little-Endian

Carpinelli Figure 4.9: An INPUT DEVICE

Carpinelli Figure 4.10: An OUTPUT DEVICE

Carpinelli Figure 4.11: A BIDIRECTIONAL INPUT/OUTPUT DEVICE

Carpinelli Figure 4.12: CPU DETAILS for Carpinelli's "RELATIVELY-SIMPLE COMPUTER"

Carpinelli Figure 4.13: MEMORY SUBSYSTEM DETAILS for Carpinelli's "RELATIVELY-SIMPLE COMPUTER"

Carpinelli Figure 4.14: FINAL DESIGN for Carpinelli's "RELATIVELY-SIMPLE COMPUTER"

Carpinelli Figure 4.15: DEMULTIPLEXING of the *AD* PINS for the *Intel* 8085 MICROPROCESSOR

Carpinelli Figure 4.16: A Minimal 8085based Computer System

NOTE 1: TRAP. INTR. AND HOLD MUST BE GROUNDED IF THEY AREN'T USED. NOTE 2: USE 10/M FOR STANDARD 1/0 MAPPING USE A15 FOR MEMORY MAPPED I/O. NOTE 3: CONNECTION IS NECESSARY ONLY IF ONE TWAIT STATE IS DESIRED. NOTE 4: PULL-UP RESISTORS RECOMMENDED TO AVOID SPURIOUS SELECTION WHEN RD AND WR ARE 3-STATED. THESE RESISTORS ARE NOT INCLUDED ON THE PC BOARD LAYOUT OF FIGURE 3-7. Original figure © 1979 by Intel Corporation

Carpinelli Figure 4.16: A Minimal 8085based Computer System: MAGNIFIED PARTIAL DETAIL Original figure © 1979 by Intel Corporation

Carpinelli Figure 4.16: A Minimal 8085based Computer System: MAGNIFIED PARTIAL DETAIL

Register Transfer Language (RTL) and


Micro-Operations (Micro-Ops)

Carpinelli Figure 5.1, as it appears in the text: IMPLEMENTATION of the MICRO-OPERATION $X \leftarrow Y$

Direct Connection

Bus Connection

Carpinelli Figure 5.1, CORRECTED: IMPLEMENTATION of the MICRO-OPERATION $X \leftarrow Y$






Carpinelli Figure 5.2, as it appears in the text: IMPLEMENTATION of the DATA TRANSFER $\alpha: X \leftarrow Y$

Direct Path

Bus

Carpinelli Figure 5.2, CORRECTED: IMPLEMENTATION of the DATA TRANSFER $\alpha: X \leftarrow Y$




Bus

Original figure or table © 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 5.3, as it appears in the text: IMPLEMENTATION of the DATA TRANSFER $\alpha: X \leftarrow Y, Y \leftarrow Z$

NOTE: There must be two independent data-transfer paths available.

Carpinelli Figure 5.3, CORRECTED: IMPLEMENTATION of the DATA TRANSFER $\alpha: X \leftarrow Y, Y \leftarrow Z$



NOTE: There must be two independent data-transfer paths available.

Carpinelli Figure 5.4: IMPLEMENTATION of the DATA TRANSFER $\alpha: X \leftarrow Y, Z \leftarrow Y$

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 5.5: IMPLEMENTATION of the DATA TRANSFER $\alpha: X \leftarrow 0, \ \beta: X \leftarrow 1$

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 5.6: IMPLEMENTATION of the FOUR-BIT DATA TRANSFER $\alpha: X \leftarrow Y$

Carpinelli Table 5.1: ARITHMETIC and LOGICAL MICRO-OPERATIONS

Carpinelli Table 5.2, as it appears in the text: SHIFT MICRO-OPERATIONS

Carpinelli Table 5.2, CORRECTED: SHIFT MICRO-OPERATIONS

The corrected version corresponds to the definitions of the various types of shift operations typically implemented in the Arithmetic Logic Unit (ALU) portion of Central Processing Units (CPUs).

.

	Operation	Notation
Original figure or table © 2001 by Addison Wesley Longman, Inc	Logical Linear shift left Logical Linear shift right Circular shift left Circular shift right Arithmetic shift left Arithmetic shift right Decimal shift left Decimal shift right	shl(X) shr(X) cil(X) cir(X) ashl(X) ashr(X) dshl(X) dshl(X)

Carpinelli Figure 5.7: D FLIP-FLOP

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 5.8: DATA PATHS to IMPLEMENT *RTL* CODE USING <u>DIRECT</u> CONNECTIONS


Carpinelli Figure 5.9: COMPLETE DESIGN IMPLEMENTING RTL CODE USING DIRECT CONNECTIONS

Carpinelli Figure 5.10: IMPLEMENTATION of *RTL* CODE USING a BUS and TRI-STATE BUFFERS

Carpinelli Figure 5.11, as it appears in the text: IMPLEMENTATION of *RTL* CODE USING a BUS and a MULTIPLEXER

Carpinelli Figure 5.11, CORRECTED: IMPLEMENTATION of RTL CODE USING a BUS and a MULTIPLEXER

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc



CPU Design

Major Design Principle

- 1. Define what the CPU must do.
- 2. Match its capabilities to its job:
 - a) Instruction Set Architecture: instructions, addressing modes, programmer-accessible register set
 - b) Internal Registers (not programmer-accessible)
 - c) State Diagram, Micro-Operations, internal Data Paths, and Control
 - d) Control Logic to implement

Carpinelli Figure 6.1: GENERIC STATE DIAGRAM for a CPU

Carpinelli Table 6.1: INSTRUCTION SET for Carpinelli's "Very Simple" CPU

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 6.2: FETCH CYCLE for Carpinelli's "VERY SIMPLE" CPU

AR←PC

 $DR \leftarrow M, PC \leftarrow PC+1$

IR←DR[7..6], *AR←DR*[5..0]

Carpinelli Figure 6.3: FETCH and DECODE CYCLES for Carpinelli's "Very Simple" CPU

Carpinelli Figure 6.4: COMPLETE STATE DIAGRAM for Carpinelli's "Very Simple" CPU

- ADD1: DR←M
- ADD2: AC AC+DR
- AND1: DR←M
- AND2: AC←AC∧DR

JMP1: PC←DR[5..0]

INC1: $AC \leftarrow AC+1$

Carpinelli Figure 6.5: PRELIMINARY REGISTER SECTION for Carpinelli's "Very Simple" CPU

ADD1: DR←M AND1: DR←M FETCH2: DR←M

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

FETCH2: *PC←PC+1* JMP1: PC←DR[5..0]

FETCH1: AR←PC FETCH3: AR←DR[5..0]

FETCH3: *IR←DR[7..6]*

ADD2: AC←AC+DR AND2: AC←AC∧DR INC1: AC←AC+1 Carpinelli Figure 6.6: FINAL REGISTER SECTION for Carpinelli's "Very Simple" CPU

Original figure or table $\ensuremath{\mathbb{C}}$ 2001 by Addison Wesley Longman, Inc

ADD1: DR←M AND1: DR←M FETCH2: DR←M

FETCH2: *PC←PC+1* JMP1: PC←DR[5..0]


FETCH1: AR←PC FETCH3: AR←DR[5..0]

FETCH3: *IR←DR[7..6]*

ADD2: AC←AC+DR AND2: AC←AC∧DR INC1: AC←AC+1

Carpinelli Figure 6.7: A "Very Simple" ALU

Carpinelli Figure 6.7: A "Very Simple" ALU



Carpinelli Figure 6.8: GENERIC HARDWIRED CONTROL UNIT

Original figure or table ${\rm \ensuremath{\mathbb{C}}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Table 6.2: INSTRUCTIONS, FIRST STATES, and OPCODES for Carpinelli's "Very Simple" CPU

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Table 6.3: COUNTER VALUES for the INITIALLY PROPOSED MAPPING FUNCTION

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Table 6.3, *AUGMENTED*: COUNTER VALUES for the FINAL MAPPING FUNCTION

<i>IR</i> [10]	Counter \	/alue	State
00		1000	ADD1
01		1010	AND1
10		1100	JMP1
11	- 	1110	INC1

Carpinelli Figure 6.9: HARDWIRED CONTROL UNIT for Carpinelli's "Very Simple" CPU

Carpinelli Figure 6.10: GENERATION of CONTROL SIGNALS for Carpinelli's "Very Simple" CPU

Carpinelli Table 6.4: MICROINSTRUCTION EXECUTION TRACE for ALL INSTRUCTIONS of Carpinelli's "VERY SIMPLE" CPU

Carpinelli Figure 6.11: FETCH and DECODE CYCLES for Carpinelli's "Relatively Simple" CPU

Carpinelli Table 6.5: INSTRUCTION SET for Carpinelli's "Relatively Simple" CPU

MICROINSTRUCTIONS for Carpinelli's "RELATIVELY SIMPLE CPU"

FETCH1: <i>AR←PC</i> FETCH2: <i>DR←M, PC←PC+1</i>	MVAC1: <i>R←AC</i>
FETCH3: IR-DR, AR-PC	MVR1: <i>AC←R</i>
NOP1:	CLAC1: AC←O, Z←1
ADD1: $AC \leftarrow AC + R$, If $(AC + R = 0)$ then $Z \leftarrow 1$, else $Z \leftarrow 0$	
SUB1: $AC \leftarrow AC - R$, If ($AC - R = 0$) then $Z \leftarrow 1$, else $Z \leftarrow 0$	
INAC1: $AC \leftarrow AC+1$, If $(AC+1 = 0)$ then $Z \leftarrow 1$, else $Z \leftarrow 0$	
AND1: $AC \leftarrow AC \land R$, If ($AC \land R = 0$) then $Z \leftarrow 1$, else $Z \leftarrow 0$	
OR1: $AC \leftarrow ACVR$, If ($ACVR = 0$) then $Z \leftarrow 1$, else $Z \leftarrow 0$	
XOR1: $AC \leftarrow AC \oplus R$, If $(AC \oplus R = 0)$ then $Z \leftarrow 1$, else $Z \leftarrow 0$	
NOT1: $AC \leftarrow AC, If (AC = 0)$ then $Z \leftarrow 1$, else $Z \leftarrow 0$	

MICROINSTRUCTIONS for Carpinelli's "RELATIVELY SIMPLE CPU" (continued)

- LDAC1: $DR \leftarrow M$, $PC \leftarrow PC+1$, $AR \leftarrow AR+1$
- LDAC2: $TR \leftarrow DR$, $DR \leftarrow M$, $PC \leftarrow PC+1$
- LDAC3: $AR \leftarrow DR, TR$
- LDAC4: $DR \leftarrow M$
- LDAC5: AC←DR

- STAC1: DR←M, PC←PC+1, AR←AR+1
- STAC2: $TR \leftarrow DR$, $DR \leftarrow M$, $PC \leftarrow PC+1$
- STAC3: AR←DR, TR
- STAC4: DR←AC
- STAC5: *M*←*DR*

- JUMP1: $DR \leftarrow M$, $AR \leftarrow AR + 1$
- JUMP2: TR~DR, DR~M
- JUMP3: *PC←DR, TR*
- JMPZY1: $DR \leftarrow M$, $AR \leftarrow AR + 1$ JMPZY2: $TR \leftarrow DR$, $DR \leftarrow M$
- JMPZY3: *PC←DR, TR*

JMPZN1: $PC \leftarrow PC+1$ JMPZN2: $PC \leftarrow PC+1$ JPNZY1: $DR \leftarrow M$, $AR \leftarrow AR+1$ JPNZY2: $TR \leftarrow DR$, $DR \leftarrow M$ JPNZY3: $PC \leftarrow DR$, TR

JPNZN1: $PC \leftarrow PC+1$ JPNZN2: $PC \leftarrow PC+1$

Carpinelli Figure 6.12: COMPLETE STATE DIAGRAM for Carpinelli's "Relatively Simple" CPU

Carpinelli Figure 6.13: PRELIMINARY REGISTER SECTION for Carpinelli's "Relatively Simple" CPU

Original figure or table $\ensuremath{\mathbb{C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Figure 6.14: BIDIRECTIONAL DATA PIN (GENERIC)

Carpinelli Figure 6.15: FINAL REGISTER SECTION for Carpinelli's "Relatively Simple" CPU

Carpinelli Figure 6.16: ARITHMETIC LOGIC UNIT for Carpinelli's "Relatively Simple" CPU

Carpinelli Figure 6.17: HARDWIRED CONTROL UNIT for Carpinelli's "Relatively Simple" CPU

Original figure or table ${\ensuremath{\mathbb C}}$ 2001 by Addison Wesley Longman, Inc

Carpinelli Table 6.6: STATE DEFINITIONS for Carpinelli's "RELATIVELY SIMPLE CPU"

Carpinelli Table 6.7: CONTROL SIGNAL VALUES for Carpinelli's "RELATIVELY SIMPLE CPU"

Carpinelli Figure 6.18 (a): REGISTER SECTION for Carpinelli's "Relatively Simple" CPU Using MULTIPLE BUSES

Carpinelli Figure 6.18 (b): REGISTER SECTION for Carpinelli's "Relatively Simple" CPU Using MULTIPLE BUSES

Carpinelli Figure 6.19: INTERNAL ORGANIZATION of the Intel 8085 Processor

END